This work presents a method for enhancing the mobility of polycrystalline-Si ͑poly-Si͒ thin-film transistors ͑TFTs͒ by pattern-dependent metal-induced-lateral-crystallization ͑PDMILC͒ using nanowire channels. Experimental results indicate that the field-effect mobility of PDMILC TFT was enhanced as the channel width decreased, because the lateral length of the poly-Si grains increased. The PDMILC poly-Si TFT with ten nanowire channels ͑M10͒ had the greatest field-effect mobility, 109.34 cm 2 / V s and the lowest subthreshold swing, 0.23 V / dec, at a gate length of 2 m. The field-effect mobility also increased as the gate length in the M10 PDMILC poly-Si TFT device declined, because the number of poly-Si grain-boundary defects was reduced. The primary advantages of using polycrystalline-Si ͑poly-Si͒ thin-film transistors ͑TFTs͒ in an active matrix liquid crystal display are the greatly improved carrier mobility ͑larger than 10 cm 2 /V s͒ in the poly-Si film, the capacity to integrate the pixel switching elements, and the capacity to integrate the panel array and the peripheral driving circuit on the same substrates.
The primary advantages of using polycrystalline-Si ͑poly-Si͒ thin-film transistors ͑TFTs͒ in an active matrix liquid crystal display are the greatly improved carrier mobility ͑larger than 10 cm 2 /V s͒ in the poly-Si film, the capacity to integrate the pixel switching elements, and the capacity to integrate the panel array and the peripheral driving circuit on the same substrates. [1] [2] [3] These capabilities have led to the era of the system-on-panel ͑SOP͒. Low-temperature recrystallization is required to make high-performance poly-Si TFTs, for realizing commercial flat-panel displays ͑FPD͒ on inexpensive glass substrates, as the maximum process temperature is less than 600°C. Three major low-temperature amorphous-Si crystallization methods are available for fabricating high-performance poly-Si thin films. These are solid phase crystallization ͑SPC͒, 4 excimer laser crystallization ͑ELC͒, 5 and metal-induced lateral crystallization ͑MILC͒.
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MILC technology was originally developed as a lowtemperature crystallization technique. It is superior because, unlike ELC, it is a low-cost batch process, and it yields poly-Si thin film of higher quality than SPC. However, few reports on MILC poly-Si TFTs have addressed the effects of device dimensions on field-effect mobility. Besides, applications of TFTs are limited to lowtemperature FPDs because the grain boundaries in the channel region greatly degrade performance. The electrical characteristics of TFTs can be improved by enlarging the grains, which reduces the number of grain boundaries in the channel region. 11, 12 Therefore, this work develops a series of pattern-dependent MILC ͑PDMILC͒ TFTs with a multichannel of various widths, to study the relationship between the device dimensions and the field-effect mobility.
In this work, a series of PDMILC TFTs, with a gate length of 2 m, consisting of ten strips of 67 nm wire channels ͑M10͒ TFT, five strips of 0.18 m channels ͑M5͒ TFT, two strips of 0.5 m channels ͑M2͒ TFT and a singlechannel structure ͑S1͒ with a width of 1 m TFT, were fabricated, as listed in Table I . Figure 1͑a͒ shows a schematic plot of a PDMILC TFT with the source, drain, gate, nanowire channels, contact holes, and MILC seeding window. Figure 1͑b͒ shows a cross-sectional view of a PDMILC TFT, which was a conventional top-gate offset metal-oxidesemiconductor field-effect transistor ͑MOSFET͒ structure. 6 in. p-type single-crystal silicon wafers were coated with 400 nm thick SiO 2 as the starting materials. Undoped 50 nm thick amorphous-Si layer were deposited by lowpressure chemical vapor deposition ͑LPCVD͒ at 550°C. Then, the active islands, including source, drain, and ten nanowire channels, were patterned by electron-beam lithography ͑EBL͒ and transferred by reactive ion etching ͑RIE͒. After defining the active region, the 25 nm thick tetra-ethylortho-silicate oxide ͑TEOS-SiO 2 ͒ was deposited by LPCVD as the gate insulator. Then, 150 nm thick undoped poly-Si a͒ Electronic mail: tcchang@mail.phys.nsysu.edu.tw films were deposited immediately on the gate oxide by LPCVD. The poly-Si layers were patterned by EBL and transferred by RIE to define the gate electrode. After gate formation, a 100 nm thick TEOS-SiO 2 layer as the passivation layer was deposited by LPCVD. Then, the MILC seeding window and contact holes were patterned by EBL and transferred by RIE in the same mask process. Next, a thin 10 nm thick nickel ͑Ni͒ layer was deposited by physical vapor deposition ͑PVD͒. The MILC crystallization was carried out at 550°C for 48 h in an N 2 ambient. The average lateral crystallization length was about 30 m ͓Fig. 2͑b͔͒. After long time annealing, the unreacted Ni on passivative TEOSSiO 2 was removed by a H 2 SO 4 solution at 120°C for 10 min. Phosphorus ions at a dose of 5 ϫ 10 15 cm −2 implanted through the passivative TEOS-SiO 2 to form the n + gate, source/drain regions, and the self-aligned offset region of 0.1 m width-were formed in the same process step ͓Fig. 1͑b͔͒. Then, the dopants were activated by rapid thermal annealing ͑RTA͒ at 850°C with 30 s. The 300 nm thick aluminum ͑Al͒ layer was deposited by PVD and patterned for source, drain, and gate metal pads. Then, the finished devices were sintered at 400°C for 30 min in an N 2 ambient. Finally, each device was passivated by NH 3 plasma treatment for 2 h at 300°C. Figure 2͑a͒ shows a scanning electron microscope ͑SEM͒ image of the active pattern from an M10 TFT with the source, the drain, ten nanowire channels, and MILC seeding window. The inset SEM photograph presents a magnified area of the ten nanowire channels in the TFT, each of which is 67 nm wide. Figure 2͑b͒ presents an SEM photograph of the active channel of a single-channel MILC poly-Si TFT grain structure following Secco etching. 13 The average poly-Si lateral grain size is around 250 nm. The inset optical microscopy photograph in Fig. 2͑b͒ presents a MILC length of 30 m, which is longer than 16 m ͓Fig. 1͑a͔͒, indicating that the entire active channel was crystallized by MILC process. Figure 2͑c͒ presents SEM photograph of a grain structure in one of the ten nanowire MILC poly-Si TFTs ͑M10͒ following Secco solution etching. The average poly-Si lateral grain size in M10 TFT is around 520 nm, which is larger than that of those in S1 TFT. This result reveals that the nanowire of M10 TFT enhanced lateral poly-Si grain growth during the MILC process. Figure 3 compares the transfer curves and the field-effect mobility of a series of PDMILC multichannel TFTs with various widths at a gate length ͑L͒ of 2 m. The field-effect mobility ͑ FE ͒ was extracted from the peak linear transconductance ͑g m ͒ at V d = 0.1 V:
The results in Fig. 3 reveal that the FE of PDMILC TFT was enhanced as the width of each channel declined. The M10 TFT had the highest FE value of 107.79 cm 2 /V s, which was almost triple that of the S1 TFT, 46.62 cm 2 /V s. According to the poly-Si TFT mobility model, 14 the effective field-effect mobility ͑ FE ͒ is given by where FE is the effective field-effect mobility, L GB is the average grain-boundary length, n = L / L G is the average grainboundary number, and L G is the average intragrain length. The results reveal that during the MILC process, the poly-Si grain lateral length ͑L G ͒ increased as the each channel width declined. Therefore, the average grain-boundary number ͑n͒ was reduced, and the mobility increased. Moreover, M10 TFT had the highest FE . During the MILC process, a nanowire width of 67 nm strongly limited the growth of poly-Si grains in the z direction ͓Fig. 1͑a͔͒ than that of the other TFTs. Therefore, the poly-Si grains tended to grow laterally in the x direction, becoming large, as shown in Fig.  2͑c͒ . All dimensions, including those of the three TFTs, in different areas on the 6 in. wafer, were characterized to study the uniformity of device performance. Table II lists all of the parameters of the poly-Si TFTs as, average and standard deviation, including the field-effect mobility ͑ FE ͒, the threshold voltage ͑V th ͒ and the subthreshold swing ͑SS͒. The values in Table II indicate that the FE of this PDMILC fabrication is uniformly distributed. Notably, enlarging of the poly-Si grains in M10 TFT not only increased FE , but also reduced SS to 0.23 V / dec. The parameter SS is directly related to the total density of trap states ͑N T ͒:
where kT is the thermal energy, C ox is the gate oxide capacitance per unit area, and t Si is the thickness of the poly-Si layer. Therefore, the decline in SS as the channel width decreased reveals that increasing the lateral size of the poly-Si grain reduced N T . Figure 4 plots the average FE and standard deviation versus the gate length, for a particular M10 TFT structure. When the widths of the channels in the TFTs were equal, the mobility increased significantly as the gate length declined. These results indicate that the number of poly-Si grainboundary defects decreased, as the gate length declined. 7 A method for enhancing the mobility of poly-Si TFTs using nanowire channels by PDMILC was developed. The PDMILC poly-Si TFTs increased the field-effect mobility by reducing the channel width. The PDMILC poly-Si TFT with ten nanowire channels ͑M10͒ had the highest field-effect mobility and the lowest subthreshold swing. This method for fabricating PDMILC TFTs with enhanced mobility is easily implemented. It involves no additional mask and is compatible with complementary metal-oxide-semiconductor technology. Such a PDMILC TFT is highly suitable for use in SOP applications and three-dimensional integrated circuit applications in the future. 
